

## Data Sheet

# 400G QSFP-DD DR4 500m Transceiver Module P/N: WST-QD4-DR4-C



### **Applications:**

- Data Center 400GE 500 m SMF links
- 400GE to 4x 100GE breakout over 500 m
- Switch/Router interconnections

# Standards:

- QSFP-DD MSA compliant
- IEEE 802.3-2018
- CMIS 4.0 management interface

### **Features:**

- 4 Aggregation Mode
  - 400GBASE-DR4 compliant
     4x 53.125GBd PAM4
  - 400GAUI-8 compliant
     8x 26.5625 GBd PAM4
- Breakout Mode
  - 4x 100GBASE-DR compliant
     53.125GBd PAM4
  - 100GAUI-2 compliant
     2x 26.5625 GBd PAM4
- MPO-12 connector with 8° angled end-face
- Power consumption <12 W (Target <10 W)</p>
- Operating case temperature 0 to 70 °C

### **Description**

Wavesplitter's WST-QD4-DR4-C, 400GBASE-DR4, hot pluggable optical transceiver is a high-performance solution for 400GE links for up to 500 m over single mode fiber (SMF) with MPO-12 connector. It combines 8x 26.5625 GBd PAM4 electrical lanes into 4x 53.125 GBd PAM4 optical channels in compliance with IEEE 400GBASE-DR4. Superior performance and reliability is achieved through Wavesplitter's advanced integrated design using SiP engine (PIC with PIN-Photo Diode, SMT Quad DRV and TIA), and Single cooled CW DFB Laser Sub-Module.

### **Functional Description**

Wavesplitter's WST-QD4-DR4-C is a fully integrated, 425 Gb/s optical transceiver for SMF links up to 500 m. WST-QD4-DR4-C transmits data in compliance with the optical interface specification IEEE Std 802.3-2018 Section 8 400GBASE-DR4. 400GBASE-DR4 specifies the use of 4-level pulse amplitude modulation (PAM4) at 53.125 Gbaud operating at four parallel channels with wavelength on the range of 1304.5-1317.5 nm from single cooled CW DFB-LD operated by driver surfaced-mounted to PIC. The bit rate per lane is

106.25 Gb/s, which produces an aggregate data rate of 425 Gb/s by means PSM to the transmit ports of the MPO-12 connector. The received optical lanes are paralleled from the receive MPO-12 connector ports to PIN-PD built in PIC to recover the PAM4 for interfacing with the electrical interface via with transimpedance amplifier (TIA) surfaced-mounted to PIC as with driver.

The electrical interface is in compliance with 400GAUI-8 specified in IEEE Std 802.3-2018 Section 8. 400GAUI-8 specifies the use of eight differential electrical lanes operating at 26.5625 GBd PAM4 per lane. The bit rate per lane is 53.125 Gb/s, resulting in an aggregate data rate of 425 Gb/s that matches the optical line interface. An internal gear box IC converts between the eight lanes of the host interface and the four lanes of the line interface.

In addition, by selecting Breakout Mode, WST-QD4-DR4-C is complied with the optical interface specification IEEE Std 802.3-2018 Section 8 100GBASE-DR per lane and the electrical interface specification IEEE Std 802.3-2018 Section 6 100GAUI-2 pre two lanes. 100GBASE-DR specifies the use of PAM4 at 53.125 Gbaud and the bit rate per lane is 106.25 Gb/s. 100GAUI-2 specifies the use of PAM4 at 26.5625 Gbaud and the bit rate per lane is 53.125 Gb/s. By means of a 2:1 mux/demux in DSP, 100GBASE-DR optical interface is connected to 100GAUI-2 electrical interface.

The bit error ratio (BER) of the optical interface is required by 400GBASE-R (Aggregation Mode) and 100GBASE-R (Breakout Mode) to be less than  $2.4 \times 10^{-4}$ . The host side shall have Forward Error Correction (FEC) capability based on RS(544,514) requirements defined by IEEE Std 802.3-2018 Section 8 to meet the frame loss ratio requirements of 400GE and 4x 100GE.

The form factor of WST-QD4-DR4-C is QSFP56-DD Type 2A and is compliant with the hardware and Common Management Interface Specifications (MIS) of the QSFP-DD multi-source agreement (MSA). QSFP-DD modules can support up to eight electrical lanes on the host interface, which is double the number of lanes supported by QSFP28 or QSFP+ modules. The unique feature of QSFP-DD ports is that they are mechanically and electrically compatible with QSFP28 and QSFP+. Hence, the same port can be used to support multiple generations of modules and data rates if the networking hardware is designed for such operation.

All contents are Copyright © 1996 - 2022 Wavesplitter Technologies, Inc. All rights reserved. Preliminary and Proprietary
www.wavesplitter.com
Pag

### Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings will cause permanent damage and/or adversely affect device reliability.

Parameter	Symbol	Min	Max	Units	Notes
Storage Temperature	TS	-40	85	°C	
Power Supply Voltage	VCC	0	3.6	V	
Optical Receiver Input (each lane)			+5	dBm	

### **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Units	Notes
Operating Case Temperature	TOP	0		70	°C	
Supply Voltage Noise Tolerance	PSNRmod			66	mV	10 Hz –10 MHz
Power Supply Voltage	VCC	3.135	3.3	3.465	V	
Power Consumption	P_6			12	W	
Instantaneous peak current	lcc_ip_6			4800	mA	
Sustained peak current	lcc-sp_6			3960	mA	
Supply Current	Icc-6			3827.8	mA	Steady state

# **Electrical Characteristics**

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Min	Typical	Мах	Units	Notes
Module output (each lane, at TP4) (Note 1)					
Signaling Rate, each Lane	26.5625	5 ± 100 ppm		GBd	
AC Common-mode output voltage (RMS)			17.5	mV	
Differential peak-to-peak output voltage			900	mV	
Near-end ESMW (Eye symmetry mask width)	0.265			UI	
Near-end Eye height, differential	70			mV	
Far-end ESMW (Eye symmetry mask width)	0.2			UI	
Far-end Eye height, differential	30			mV	
Far-end pre-cursor ISI ratio	-4.5		2.5	%	

### 400G QSFP-DD DR4 500m Transceiver Module WST-QD4-DR4-C

Differential output return loss	Equation (83E-2)			dB	2
Common to differential mode conversion	Equation (83E-3)			đB	2
return loss				uв	Z
Differential termination mismatch			10	%	
Transition time (20% to 80%)	9.5			ps	
DC common mode voltage	-350		2850	mV	
Module input (each lane)					
Signaling Rate, each Lane	26.5625	5 ± 100 ppm		GBd	
Differential pk-pk input voltage tolerance	900			mV	at TP1a
Differential input return loss	Equation (83E-5)			dB	at TP1, 2
Differential to common mode input return loss	Equation (83E-6)			dB	at TP1, 2
Differential termination mismatch	-		10	%	at TP1
ESMW (Eye symmetry mask width)	0.22			UI	at TP1a
Eye width	0.22			UI	at TP1a
Applied pk-pk sinusoidal jitter	Table	9 120E-6		MHz, UI	at TP1a
Eye height	32			mV	at TP1a
Single-ended input voltage tolerance range	-0.4		3.3	V	at TP1a
DC common mode voltage	-350		2850	mV	at TP1

Notes:

- 1. Electrical module output is squelched for loss of optical input signal.
- 2. IEEE Std 802.3-2018 Section 6.

# **Optical Characteristics**

Parameter	Symbol	Min	Typical	Max	Units	Notes			
Transmitter									
Wavelength Assignment	λс	1304.5		1317.5	nm				
Channel data rate	f <sub>DC</sub>	106.25			Gbit/s				
Data Rate, each Lane	fsg	53.125 ± 100 ppm			GBd	PSM4			
Side-mode suppression ratio	SMSR	30			dB				
Average launch power, each lane		-2.9		4.0	dBm	1			
Outer Optical Modulation Amplitude (OMAouter), each lane		-0.8		4.2	dBm	2			

### 400G QSFP-DD DR4 500m Transceiver Module WST-QD4-DR4-C

Launch power in OMAouter minus		-2.2			dBm	
Transmitter and dispersion eye closure for PAM4, each lane	TDECQ			3.4	dB	
Average optical output power of OFF Transmitter, each lane	Poff			-15	dBm	
Extinction Ratio, each lane	ER	3.5			dB	
RIN <sub>15.6</sub> OMA				-136	dB/Hz	
Optical return loss tolerance				21.4	dB	
Transmitter reflectance				-26	dB	3
Receiver			-			
Average receive power, each lane		-5.9		4	dBm	4
Receive power (OMAouter) ,				4.2	dBm	
Receiver reflectance				-26	dB	
Receiver sensitivity (OMAouter), each lane		Max	(-3.9, SECC [Figure 3	Q - 5.3),	dBm	5, 6
Stressed receiver sensitivity, each lane (OMAouter)				-1.9	dBm	5, 7
Conditions of stressed receiver sense	sitivity test	(note 8)	-			
Stressed eye closure for PAM4, lane under test	SECQ		3.4		dB	
OMAouter of each aggressor lane			4.2		dBm	
Receiver Reflectance	RR			-26	dB	
LOS Assert	LOSA	-30		-10.3	dBm	
LOS De-assert	LOSD			-9.8	dBm	
LOS Hysteresis	LOSH	0.5			dB	

Notes:

Average launch power, each lane (min) is informative and not the principal indicator of signal strength.
 A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.

2. Even if the TDECQ < 1.4 dB, the OMAouter (min) must exceed these values.

All contents are Copyright © 1996 - 2022 Wavesplitter Technologies, Inc. All rights reserved. Preliminary and Proprietary www.wavesplitter.com

Page 5 of 13

- 3. Transmitter reflectance is defined looking into the transmitter.
- Average receive power, each lane (min) is informative and not the principal indicator of signal strength.
   A received power below this value cannot be compliant; however, a value above this does not ensure compliance.
- 5. For when Pre-FEC BER is  $2.4 \times 10^{-4}$ .
- Receiver sensitivity (OMAouter), each lane (max) is informative and is defined for a transmitter with a value of SECQ up to 3.4 dB.
- Measured with conformance test signal at TP3 (see IEEE Std 802.3-2018 section 8 clause 124.8.9) for the BER specified in IEEE Std 802.3-2018 section 8 124.1.1.
- 8. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.



Address	Size (bytes)	Name	Description
128	1	Identifier	Identifier Type of module
129-144	16	Vendor name	Vendor name (ASCII)
145-147	3	Vendor OUI	Vendor IEEE company ID
148-163	16	Vendor PN	Part number provided by vendor (ASCII)
164-165	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
166-181	16	Vendor SN	Vendor Serial Number (ASCII)
182-189	8	Date Code	
190-199	10	CLEI code	Common Language Equipment Identification code
200-201	2	Module power	
		characteristics	
202	1	Cable assembly length	
203	1	Media Connector Type	
204-209	6	Copper Cable Attenuation	
210-211	2	Cable Assembly Lane	
		Information	
212	1	Media Interface Technology	
213-220	8	Reserved	
221	1	Custom	
222	1	Checksum	Includes bytes 128-221
223-255	33	Custom Info NV	

# MEMORY MAP (compliant QSFP-DD Rev. 4.0)

### **Digital Diagnostic Functions**

The following digital diagnostic characteristics are defined over the normal operating conditions unless otherwise specified.

Parameter	Symbol	Min	Max	Units	Notes
Temperature monitor absolute error	DMI_Temp	-3	3	Ŷ	Over operating temperature range
Supply voltage monitor absolute error	DMI_VCC	-0.1	0.1	V	Over full operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	1
Channel Bias current monitor	DMI_lbias_Ch	-10%	10%	mA	
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	1

### Notes:

1. Due to measurement accuracy of different single mode fibers, there could be an additional

+/-1 dB fluctuation, or a +/- 3 dB total accuracy.

### 400G QSFP-DD DR4 500m Transceiver Module WST-QD4-DR4-C

### **Pin Assignment**



Pin	Logic	Symbol	Description	Plug Sequence	Notes
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3В	

# 400G QSFP-DD DR4 500m Transceiver Module WST-QD4-DR4-C

9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS-I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS-I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	1
16		GND	Ground	1B	
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-O	ModPrsL	Module Present	3B	
28	LVTTL-O	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	3В	
32		GND	Ground	1B	1
33	CML-I	Тх3р	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1
39		GND	Ground	1A	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Тх6р	Transmitter Non-Inverted Data Input	ЗA	
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	ЗA	

# 400G QSFP-DD DR4 500m Transceiver Module WST-QD4-DR4-C

44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1
46		Reserved	For future use	3A	3
47		VS1	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	3A	
53	CML-O	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	3A	
56	CML-O	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-O	Rx8n	Receiver Inverted Data Output	3A	
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTx1	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69		Reserved	For Future Use	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-I	Тх5р	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1
				i	•

Recommended Power Supply Filter 1 uH VccHost 777 0.1 uF 22 uF 22 uF 0.1 uF VCCRX VCCRX1 VCCCRX1 VCCCRX1

# **Recommended Host - Transceiver Interface Block Diagram**



400G QSFP-DD DR4 500m Transceiver Module WST-QD4-DR4-C



Looking into the connector, transmitter is on the left.

Unit: mm

# **Ordering Information**

		Specification									
Part No	Package	Data rate	Laser	Optical Power	Detector	Max. Receive Sensitivity (OMA)	Temp	Reach	Other	Application code	
WST-QD4-DR4-C	QSFP-DD	106.25Gbps (PAM4) per channel	1304.5nm- 1317.5nm DFB	-2.9~ +4.0 dBm each Channel	PIN	-5.9~ +4.0 dBm each Channel	0~70°C	500m	DDM RoHS	400G Ethernet	

### **Modification History**

Revision	Date	Description	Originator	Review	Approved
V1.0	03-Jan-2021	New Issue	ShaoYu Lee	Tom Tang	Wayne Liao
V1.1	14-Oct-2022	Update Pin Assignment	ShaoYu Lee	Tom Tang	Wayne Liao



 Taipei Headquarters

 16F-5, No. 75, Sec. 1,

 Xintai 5th Rd., Xizhi

 Dist., New Taipei City

 22101, Taiwan

 Tel: +886-2-2698-7208

 Fax: +886-2-2698-7210

U.S. Branch 2080 Rancho Higuera Ct. Fremont, CA 94539, USA Tel: 510-651-7800 Fax: 510-651-7822

### ShenZhen Branch

610#, 6F, No.204 Building, 2nd Industrial zone Nanyou, Nanshan district, Shenzhen, Guangdong China 518054 Tel: +86-755-86265980

All specification data are accurate on the date of publication for product comparisons and ordering information. WaveSplitter Technologies, Inc. reserves the right to change specifications without notice.